

Claims

What is claimed is:

1 1. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit comprising:
3 a differential input for receiving a differential input signal;
4 a switch pair coupled to said differential input;
5 a pair of load resistors coupled to said switch pair defining a
6 differential output for providing a differential output signal;
7 a current source coupled to said switch pair;
8 a control input for receiving a control signal; and
9 control circuitry coupled to said control input for disabling said current
10 source to select a CMOS testing mode responsive to said control signal
11 being activated.

1 2. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 1 includes a
3 first pair of field effect transistors and a second pair of field effect transistors
4 connected in parallel between said pair of load resistors and a voltage
5 supply rail; said first pair of field effect transistors being substantially larger
6 than said second pair of field effect transistors.

1 3. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 2 wherein said
3 first pair of field effect transistors connect said pair of load resistors to said
4 voltage supply rail during normal analog differential mode and being open
5 during the CMOS logic mode responsive to said control signal being
6 activated.

1 4. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 3 wherein said
3 second pair of field effect transistors connect said pair of load resistors to
4 said voltage supply rail during the CMOS testing mode.

1 5. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 2 wherein said
3 first pair of field effect transistors and said first pair of field effect transistors
4 are P-channel FETs (PFETs).

1 6. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 5 wherein said
3 control signal is applied to a gate input of said first pair of field effect
4 transistors.

1 7. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 5 wherein said
3 switch pair are a switch pair of N-channel field effect transistors (NFETs).

1 8. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 6 wherein said
3 second pair of PFETs and said switch pair of NFETs form a pair of CMOS
4 inverters during the CMOS testing mode.

1 9. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 8 wherein said
3 pair of CMOS inverters during the CMOS testing mode provide said
4 differential output signal of a full rail-to-rail swing signal.

1 10. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 7 wherein said
3 current source is an NFET current source connected between a common
4 source node connection of said NFET switch pair and ground and a bias
5 input signal is applied to a gate of said NFET current source.

1 11. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 10 wherein said
3 control circuitry includes a control NFET connected in parallel with said
4 NFET current source and said control signal is applied to a gate of said
5 control NFET.

1 12. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 1 wherein a
3 differential clock buffer circuit is formed by a first stage and a second stage
4 of the dual mode, analog differential and CMOS logic circuit connected in
5 series.

1 13. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 1 wherein a
3 differential multiplexer circuit includes an output stage formed by the dual
4 mode, analog differential and CMOS logic circuit.

1 14. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 1 wherein a
3 differential latch circuit includes an output stage formed by the dual mode,
4 analog differential and CMOS logic circuit.

1 15. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 1 wherein said
3 current source is an NFET current source and a bias input signal is applied
4 to a gate of said NFET current source via a resistor capacitor filter circuit.

1 16. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit comprising:
3 a differential input for receiving a differential input signal;
4 a switch pair of field effect transistors coupled to said differential
5 input;
6 a pair of load resistors coupled to said switch pair of field effect
7 transistors defining a differential output for providing a differential output
8 signal;
9 a first pair of field effect transistors and a second pair of field effect
10 transistors connected in parallel between said pair of load resistors and a
11 voltage supply rail; said first pair of field effect transistors being substantially
12 larger than said second pair of field effect transistors;
13 a current source field effect transistor coupled to said switch pair of
14 field effect transistors;
15 a control input for receiving a control signal; and
16 control circuitry coupled to said control input for disabling said current
17 source to select a CMOS testing mode responsive to said control signal
18 being activated.

1 17. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 1 wherein said
3 first pair of field effect transistors and said first pair of field effect transistors
4 are P-channel FETs (PFETs); and said switch pair of field effect transistors
5 are N-channel field effect transistors (NFETs).

1 18. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 17 wherein said
3 first pair of PFETs connect said pair of load resistors to said voltage supply
4 rail during normal analog differential mode and are open during the CMOS
5 testing mode responsive to said control signal being activated.

1 19. A dual mode, analog differential and complementary metal
2 oxide semiconductor (CMOS) logic circuit as recited in claim 17 wherein said
3 second pair of PFETs connect said pair of load resistors to said voltage
4 supply rail during the CMOS testing mode.

- 1 20. A dual mode, analog differential and complementary metal
- 2 oxide semiconductor (CMOS) logic circuit as recited in claim 17 wherein said
- 3 second pair of PFETs and said switch pair of NFETs form a pair of CMOS
- 4 inverters during the CMOS testing mode.